Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
精品久久久久久中文字幕
|
xxxx性视频|
人人插插
|
av国语
|
免费在线中文字幕
|
超碰狠狠
|
亚洲三级精品
|
丁香婷婷激情
|
午夜影院福利社
|
波多野结衣一区二区
|
一区二区久久久
|
最新超碰在线
|
九九九网站
|
亚洲一区二区三区在线观看视频
|
中文字幕免费在线播放
|
91不卡视频
|
亚洲tv在线观看
|
久久精品伊人
|
人人超碰人人
|
114国产精品久久免费观看
|
麻豆网站在线
|
91黄色免费
|
一级国产黄色片
|
国产一级片子
|
美日韩在线
|
欧美人与性动交a欧美精品
天天干天天天天
|
毛片网站在线免费观看
|
亚洲第一页在线观看
|
国产精品www
|
九九热在线视频观看
|
www.4hu95.com四虎|
四虎影视在线免费观看
|
欧美性xxxx|
午夜丁香婷婷
|
日韩欧美三级视频
|
爱看av在线
|
天天插天天操天天干
|
热久久中文字幕
|
欧美日韩综合网
|
欧美一级黑人
|
国产欧美三级
|
shuhaipeixun
1299983702
總部李老師